OCT 0 9 2003 LE

I hereby certify that this correspondence is being deposited with the united states postal vice as in an envelope addressed to: commissioner of patents and trademarks, ALEXANDRIA, VA 22313-1450, on 10/08/03 .

The applicant and/or attorney requests the date of deposit as the filing date. Depositor: KAREN CINQ-MARS

Karen ling-mars 10/8/03

(Signature & date)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of : 10/08/03

Bertrand Gabillard : Group Art Unit:

<u>Serial No. 10/605,361</u> : Examiner:

Filed: 9/25/03 International Business

Machines Corporation

2070 Route 52

Hopewell Junction, NY 12533

TITLE: AN IMPROVED VOLTAGE TO CURRENT CONVERTER CIRCUIT

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents Alexandria, VA 22313-1450

Sir:

Pursuant to the duty of disclosure set forth in 37 C.F.R. 1.56, and further pursuant to the provisions of 37 C.F.R. 1.97 and 1.98, applicants hereby respectfully submit copies of the non-US patents and publications as listed on Form PTO-1449, attached hereto.

In citing these documents, no representation is made nor intended as to the pertinency or non-pertinency of the art, that better art than that listed is not available, or that other art is not applicable.

No fee is believed to be due for this submission. If any fees are required, however, the Commissioner is hereby authorized to charge such fees to Deposit Account No. 09-0458.

Respectfully submitted, Bertrand Gabillard

James J. Cioffil Attorney

Registration No. 51,564
Telephone No. 845-894-3363

INFORMATION DISCLOSURE CITATION					FR920020014US1 Application Number 10/605,361			
		gase several sheets if necessar	יצי)		BERTRAND GABILLARD			
OCT 0 9 2003				Filing Date 9/25/03 Group Art Unit				
Ten.	ADEULA	3 (2)	U	.S. PATENT DOCUMENTS				
EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING IF APPRO	
7 - 1	VI							
	15 m Ah		t du					
/ I			5					
								7
	4							
			F	OREIGN PATENT DOCUMEN	NTS			
	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation YES NO	
	FET							
					iding Author, Title, L			
		Article: "Fully Integrate IEEE JOURNAL OF SO	ed CMOS Phase- Lo DLID-STATE CIRO	ocked Loop with 15 to 240 M CUITES, VOL. 30, NO.11, N	IHz Locking Rang OVEMBER 1995	e and+50 ps Jitt	ter",	
EXAMINE	 R			DATE CONSIDERED			<u> </u>	
	-			JATE CONSIDERED				
		if citation considered, whether o			609; Draw line throu	gh citation if not	in conforma	ance and
Form PTO				P09A/REV04	Ratent and Tradem	ark Office * U.S. DEP	APTMENT OF	COMMEDCE